Original: $0.32
-69%$0.32
$0.10The Story
Dual 2-to-4 line Decoder/Demultiplexer IC - 74HC139
The 74HC Series 74HC139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications. All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.
These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
Pinout:
| Symbol | Pin | Description |
| 1E, 2E | 1, 15 | enable input (active LOW) |
| 1A0, 1A1 | 2, 3 | address input |
| 1Y0, 1Y1, 1Y2, 1Y3 | 4, 5, 6, 7 | output (active LOW) |
| GND | 8 | ground (0 V) |
| 2Y0, 2Y1, 2Y2, 2Y3 | 12, 11, 10, 9 | output (active LOW) |
| 2A0, 2A1 | 14, 13 | address input |
| VCC | 16 | positive supply voltage |
Also check 4 Bit D-Latch 74LS75 IC. It's a small, 16-pin integrated circuit (IC) chip that stores 4 bits of digital data. It's commonly used in digital circuits for data storage, timing control, and logic functions.
Description
Dual 2-to-4 line Decoder/Demultiplexer IC - 74HC139
The 74HC Series 74HC139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications. All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.
These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
Pinout:
| Symbol | Pin | Description |
| 1E, 2E | 1, 15 | enable input (active LOW) |
| 1A0, 1A1 | 2, 3 | address input |
| 1Y0, 1Y1, 1Y2, 1Y3 | 4, 5, 6, 7 | output (active LOW) |
| GND | 8 | ground (0 V) |
| 2Y0, 2Y1, 2Y2, 2Y3 | 12, 11, 10, 9 | output (active LOW) |
| 2A0, 2A1 | 14, 13 | address input |
| VCC | 16 | positive supply voltage |
Also check 4 Bit D-Latch 74LS75 IC. It's a small, 16-pin integrated circuit (IC) chip that stores 4 bits of digital data. It's commonly used in digital circuits for data storage, timing control, and logic functions.
